A New Control Method For Multi-output Forward Converters by Ertike, Şükrü
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
ISTANBUL TECHNICAL UNIVERSITY ? INSTITUTE OF SCIENCE AND TECHNOLOGY 
A NEW CONTROL METHOD FOR MULTI-OUTPUT 
FORWARD CONVERTERS 
M.Sc. Thesis  by 
Şükrü ERTİKE, B.Sc. 
Department : Electrical Engineering 
Programme: Electrical Engineering 
Supervisor : Assist. Prof. Dr. Deniz YILDIRIM 
 
JANUARY 2007 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
 
 
ISTANBUL TECHNICAL UNIVERSITY ? INSTITUTE OF SCIENCE AND TECHNOLOGY 
 
M.Sc. Thesis  by 
Şükrü ERTİKE, B.Sc. 
(504031044) 
Date of submission : 25 December 2006 
Date of defence examination : 29 January 2007 
Supervisor (Chairman) : Assist. Prof. Dr. Deniz YILDIRIM 
Members of the Examining Committee : Assist. Prof. Dr. Özgür ÜSTÜN 
Assist. Prof. Dr. Metin AYDIN (KU) 
JANUARY 2007 
 
A NEW CONTROL METHOD FOR MULTI-OUTPUT 
FORWARD CONVERTERS 
 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
İSTANBUL TEKNİK ÜNİVERSİTESİ ? FEN BİLİMLERİ ENSTİTÜSÜ 
 
YÜKSEK LİSANS TEZİ 
Müh. Şükrü ERTİKE 
(504031044) 
Tezin Enstitüye Verildiği Tarih : 25 Aralık 2006 
Tezin Savunulduğu Tarih : 29 Ocak 2007 
Tez Danışmanı : Yrd.Doç.Dr. Deniz YILDIRIM 
Diğer Jüri Üyeleri : Yrd.Doç.Dr. Özgür ÜSTÜN 
Yrd.Doç.Dr. Metin AYDIN (KÜ) 
OCAK 2007 
 
ÇOK ÇIKIŞLI FORWARD ÇEVİRİCİLER İÇİN YENİ 
BİR KONTROL YÖNTEMİ 
 
 iii
ACKNOWLEDGEMENTS 
It was a very nice and thoughtful experience to work with my supervisor Asist. Prof. 
Deniz YILDIRIM. Thanks to him for contribution of this study. 
Thank you my friends; Selin PARLAR, Filiz GÜRGÖZE, Alper ONUR and my 
other colleagues at ITU Electrical Machines Laboratory for their encouragement and 
support through my study. 
I am grateful to my lovely family; I thank you for everything that you have done for 
me so far. 
 
December 2006                                                                                   Şükrü ERTİKE 
 
 
 iv
INDEX 
 
 
ACKNOWLEDGEMENTS iii 
INDEX iv 
ABBREVIATIONS vi 
LIST OF TABLES vii 
LIST OF FIGURES viii 
LIST OF SYMBOLS  x 
SUMMARY xi 
ÖZET xii 
 
1. INTRODUCTION 1 
1.1. Problem Definition 1 
2. MULTI OUTPUT FORWARD CONVERTERS in LITERATURE 3 
2.1. Use of Magamps As Post Regulators 3 
2.2. Weighted Voltage Mode Control 3 
2.3. Parallel Regulation Method  4 
2.4  Synchronous Switch Post Regulator 5 
2.5. Time Shared Controlled Current Source Based Converter 5 
2.6. Voltage Feed Forward Synchronous Forward Converter 6 
2.7. Voltage Feed Forward Synchronous Forward Converter with Automatic 
Master Slave Assignment 7  
3. A NEW CONTROL SCHEME and TOPOLOGY for MULTI-OUTPUT 
FORWARD CONVERTERS 8 
3.1. Description and Operation of Proposed MOFC 8 
3.2. Averaged Switch Modeling of Proposed Converter 10 
3.2.1. Large Signal Model for CCM Case 12 
3.2.2. Small Signal Model for CCM Case 13 
3.2.3. Transfer Functions for CCM Case 16 
3.2.3.1. Line to Output Transfer Function 16 
3.2.3.2  Control to Output Transfer Function 17 
3.2.3.3. Output Impedance in CCM 18 
3.2.4. Large Signal Model for DCM Case 18 
3.2.5. Small Signal Model for DCM Case 20 
3.2.6. Transfer Functions for DCM Case 21 
3.2.6.1. Line to Output Transfer Function 22 
3.2.6.2  Control to Output Transfer Function 22 
3.2.6.3. Output Impedance in DCM 23 
 
 v
4. SIMULATION RESULTS 24 
4.1. Line Regulation of the MOFC with Proposed Concept 25 
4.1.1 Some Key Waveforms of the Two-Output Forward Converter 
with Proposed Control Concept                                                              26 
4.2. Load Regulation of the MOFC with Proposed Concept 30 
4.3. Load Regulation of the Two-Output Forward Converter with 
Conventional Master Slave Based Control                                                         35                        
5. CONCLUSION and FUTURE WORKS  40 
REFERENCES 43 
APPENDIX A 45 
APPENDIX B 47 
BIOGRAPHY  51 
  
 vi
ABBREVIATIONS 
SMPS : Switch Mode Power Supply 
MOFC : Multi Output Forward Converter 
WVMC : Weighted Voltage Mode Control 
CCM : Continuous Conduction Mode 
DCM : Discontinuous Conduction Mode 
SSPR : Synchronous Switch Post Regulator  
 vii
LIST OF TABLES 
Page Number 
Table 3.1 Small signal parameters of MOFC for DCM case……………….. 21 
Table 5.1 Comparison of  proposed converters in the literature……………. 46 
 
 
 viii
LIST OF FIGURES 
Page Number 
 
Figure 1.1 
Figure 1.2 
 
Figure 2.1 
Figure 2.2 
Figure 2.3 
 
Figure 2.4 
Figure 2.5 
 
Figure 2.6 
 
Figure 2.7 
 
Figure 3.1 
 
: PUPS and Multi-Output Power Supply………………….......... 
: Conventional master-slave based multi-output forward 
converter...................................................................................... 
: A two output forward converter with a Magamp....................... 
: A Multi-Output Forward Converter with WVMC..................... 
: Two output forward converters controlled with parallel 
regulation method……………………………………………… 
: Two-output forward converter with SSPR................................. 
: Two output buck converter with a time shared controlled  
current source………………………………………………….. 
: Multi-output forward converter with voltage feed forward  
  control and SSPR………………………………………………. 
: Multi-output forward converter wit automatic master slave 
control………………………………………………………….. 
: Multi-output forward converter with proposed control scheme 
 ………1
 ………2
 ………3
……….4
 ………4
………5
……….6
……….6
 ………7
……….8
Figure 3.2 : Structure of output controllers at proposed MOFC……………  ………9
Figure 3.3 : Structure of main witch controller…………………………….  10
Figure 3.4 : Defined switch network in the proposed MOFC (left) and 
equivalent averaged circuit (right) for CCM case……………..  ……..11
Figure 3.5 : Defined switch network in the proposed MOFC (left) and 
equivalent averaged circuit (right) for DCM case……………..  ......…11
Figure 3.6 : Key waveforms of the multi-output forward converter for 
CCM case……………………………………………………… ……...12
Figure 3.7 : Large signal equivalent circuit of proposed n-output forward 
converter for CCM case……………………………………….  ……..13
Figure 3.8 : Small signal equivalent circuit of proposed n-output forward 
converter for CCM case……………………………………….  ……..16
Figure 3.9 : Key waveforms of the multi-output forward converter for 
DCM case……………..……………………………………….  ……..19
Figure 3.10 : Large signal equivalent circuit of proposed n-output forward 
converter for DCM case………………………………………..  ……..21
Figure 4.1 : Two-output forward converter which is simulated with 
proposed control scheme………………………………………  …….25
Figure 4.2 : Two-output forward converter for line regulation test……….. …….26
Figure 4.3 : Change of input voltage during line regulation test…………. ……..26
Figure 4.4 : Regulations of output voltages against line variations………… ……..27
Figure 4.5 : Main switch current and voltage waveforms………………….. ……..28
Figure 4.6 : Switch network output current and voltage waveforms for 5V-
output………………………………………………………….. ……..29
 ix
Figure 4.7 : Switch network output current and voltage waveforms for 
12V-output…………………………………………………….. ……..30
Figure 4.8 : Gating signals of the output switches…………………………. ……30
Figure 4.9 : Gating signals of the main switch……………………………... ……..31
Figure 4.10 : Two-output forward converter for load regulation test……….. ……..31
Figure 4.11 : Variations of output currents during load regulation tests……. ……..32
Figure 4.12 : Load regulation of the output voltages under proposed control 
method………………………………………………………… ……..32
Figure 4.13 : Close view of the 5V-output voltage waveform during load 
regulation……………………………………………………… ……..33
Figure 4.14 : Close view of the 12V-output voltage waveform during load 
regulation test…………………………………………………. ……..33
Figure 4.15 : Two-output forward converter for load regulation test (from 
no-load to full-load variation case)…………………………… ……..34
Figure 4.16 : Variations of output currents during load regulation tests (from 
no-load to full-load)……………………………………………. ……..34
Figure 4.17 : Close view of the 5V-output voltage waveform during load 
regulation test (from no-load to full-load)……………………... ……..35
Figure 4.18 : Close view of the 12V-output voltage waveform during load 
regulation test (from no-load to full-load)……………………. ……35
Figure 4.19 : Two-output forward converter with master-slave based control 
method…………………………………………………………. ……..36
Figure 4.20 : Variation of 5V (red) and 12V-output (blue) currents in 
master-slave based forward converter…………………………. ……..37
Figure 4.21 : Variation of 5V (red) and 12V-output (blue) voltages in 
master-slave based forward converter…………………………. ……37
Figure 4.22 : Variation of 5V (red) and 12V-output (blue) currents in 
master-slave based forward converter; master-output goes from 
full-load to no-load……………………………………………. ……37
Figure 4.23 : Variation of 5V (red) and 12V-output (blue) voltages in 
master-slave based forward converter; master-output goes from 
full-load to no-load……………………………………………. ……..38
Figure 4.24 : Variation of 5V (red) and 12V-output (blue) currents in 
master-slave based forward converter; slave-output goes from 
full-load to no-load…………………………………………….. ……..39
Figure 4.25 : Variation of 5V (red) and 12V-output (blue) voltages in 
master-slave based forward converter; slave-output goes from 
full-load to no-load……………………………………………. ……40
 
 
 x
TABLE OF SYMBOLS 
gV  : Input dc voltage source 
gv  : Instantaneous value of input dc voltage source 
Lmi  : Instantaneous value of magnetizing current 
mSi  : Instantaneous value of main switch (mosfet) current 
mSv  : Instantaneous value of main switch (mosfet) voltage 
okSi  : Instantaneous value of the k
th output inductance current 
okSv  : Instantaneous value of the output voltage of k
th switch network 
kn  : Turn ratio between primary winding and k
th output winding 
rn  : Turn ratio between primary winding and reset winding 
mL  : Magnetizing inductance 
okL  : Output inductance of the k
th output 
okC  : Filter capacitor of the k
th output 
okR  : Load resistor of the k
th output 
kD  : Duty cycle of the k
th output at steady state 
kd  : Instantaneous duty cycle of the k
th output  
1kd  : Duty cycle of the k
th output in DCM 
2kd  : Conduction duty of the k
th output in DCM 
3kd  : No-conduction duty of the switches at k
th output in DCM 
cv  : Common sawtooth carrier voltage 
krefv  : Reference voltage of the k
th output 
x  : Average value of x over one switching period 
xˆ  : Small signal representation of x  
kiZ  : Output impedance corresponding to ith output. 
 
 xi
A NEW CONTROL METHOD FOR MULTI OUTPUT FORWARD 
CONVERTERS 
SUMMARY 
Forward type switch mode power supplies (SMPS) are widely used in industry for 
variety of purposes such as computer power supplies, automotive and industrial 
electronics applications. There is a great interest on the design of SMPSs to reduce 
cost, minimize space requirement and improve quality. Especially, designing isolated 
multiple-output power supplies provides a dramatic economy and constitutes a 
minimal space requirement. However, multiple output designs have inherent 
drawbacks with respect to performance of power supply. Main problems arising from 
such designs are: 1) because output windings are wound on the same magnetic core, 
there is electromagnetic coupling between different outputs, namely  “cross 
regulation”, 2) the possibility of varying operation mode (continuous or 
discontinuous current mode) of one or more output as a result of load variations.  
These two problems make design of multi-output SMPS difficult to constitute 
precisely and independently regulated output voltages. The solution or minimization 
of the first problem is the topic of transformer or more generally magnetic design of 
SMPS. On the other hand, second problem is subjected to control design because 
SMPS’s transfer functions greatly changes with the operation mode. Cost effective 
solutions of those problems are still being investigated. 
In this work a new control scheme and topology is proposed for precise and 
independent regulation of each output in multi-output forward converters with wide 
load variations. High performance operation of proposed converter is independent of 
continuous or discontinuous conduction mode operation of any output. Proposed 
method is developed for an n-output forward converter and is modeled for both 
continuous and discontinuous conduction of operation. Developed method is applied 
to a two-output forward converter and is verified by simulations. 
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ÇOK ÇIKIŞLI FORWARD ÇEVİRİCİLER İÇİN YENİ BİR KONTROL 
YÖNTEMİ 
ÖZET 
Forward türü anahtarlamalı güç kaynakları (AGK), endüstride kendisine oldukça 
geniş bir uygulama alanı bulmaktadır, kullanım alanlarına örnek olarak bilgisayar 
güç kaynakları, otomotiv ve endüstriyel elektronik uygulamaları verilebilir. 
AGK’ların düşük maliyetle, az yer kaplayacak şekilde ve yüksek performans 
kriterleriyle tasarımına yönelik büyük bir ilgi bulunmaktadır. Özellikle, izoleli çok 
çıkışlı AGK’lar küçük boyut ve düşük maliyet unsurlarını barındırdıklarından ayrı 
bir ilgi konusudurlar. Bununla birlikte çok çıkışlı AGK’ların performans açısından 
yapısal etkenlere ve yüklenme koşullarına bağlı olarak bazı dezavantajları vardır. 
Çok çıkışlı AGK tasarımında karşılaşılan temel sorunlar: 1) çıkış sargılarının aynı 
manyetik nüveyi paylaşmalarından dolayı, farklı çıkışların arasında manyetik bir bağ 
bulunması bir çıkışın yükündeki değişimin diğer çıkış gerilimlerini etkilemesi, 
literatürdeki ismiyle “çapraz regülasyon” problemi, 2) yüklenme durumuna bağlı 
olarak kimi çıkışların sürekli akım kipinde çalışırken kimi çıkışların süreksiz akım 
kipinde çalışması durumudur. Bu iki problem çok çıkışlı AGK’ların tasarımını 
zorlaştıran ve yüksek performans elde edilmesini engelleyen etkenlerdir. Çapraz 
regülasyon sorunu, transformatör ya da daha genel bir ifadeyle manyetik tasarım 
kısmına ait bir inceleme konusudur ve iyileştirilmesi büyük ölçüde manyetik 
tasarıma bağlıdır. İkinci problem ise kontrolör tasarımına ait bir konudur çünkü 
AGK’ların transfer fonksiyonu çalışma kipinin değişmesiyle birlikte değişim 
göstermektedir ve bu durum geniş bir yük aralığında çok çıkışlı AGK’ların yüksek 
performansla kontrol edilebilmesini oldukça zorlaştırmaktadır. Endüstride ve 
literatürde belirtilen problemlerin düşük maliyetle çözümüne yönelik araştırmalar 
devam etmektedir. 
Bu çalışmada, çok çıkışlı forward türü anahtarlamalı güç kaynakları için her bir 
çıkışın geniş bir yük aralığında birbirinden bağımsız olarak ve çok hassas bir şekilde 
regüle edilebildiği yeni bir kontrol yöntemi ve topoloji önerilmektedir. Önerilen 
çeviricinin yüksek performansta çalışması çıkışların sürekli ya da süreksiz akım 
kipinde bulunmalarından bağımsızdır.  Önerilen yöntem n sayıda çıkışı olan bir 
forward çevirici için geliştirilmiştir. Çevirici n-çıkışlı olarak sürekli ve süreksiz akım 
kipinde çalışma durumları için modellenmiştir. Geliştirilen yöntem iki çıkışlı bir 
forward çeviriciye uygulanmış ve benzetim yolu ile doğrulanmıştır. 
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1. INTRODUCTION 
This work proposes a new control method and topology for multi output forward 
converters. Proposed converter is modeled in detail and new control concept is 
verified by simulations. 
1.2 PROBLEM DEFINITION 
Forward converters are widely used in industry for variety of purposes such as 
computer power supplies, automotive and telecom applications. In case of a multi-
load application, using one converter with multiple outputs rather than a point-of-use 
power supplies (PUPS) for each load greatly reduces cost and minimizes space 
requirement. In this respect, forward converters are good candidates for multi-load 
applications. Figure 1.1 shows the usage of PUPS and a multi-output power supply 
for a multi-load application. 
Power 
Supply 1
Power 
Supply 2
Power 
Supply n
Common DC Bus
+
-
Load 1 
5V, 8A
Load 2 
3.3V, 5A
Load n 
12V, 4A
Multiple Output 
Power Supply
Load 1 
5V, 8A
Load 2 
3.3V, 5A
Load n 
12V, 4A
 
Figure 1.1 PUPS and Multi-Output Power Supply 
However, independent and precise voltage regulation of each output for operation 
with wide load ranges becomes a design problem for forward converters because of 
the cross-coupling effect between different outputs. Any load change in one output 
affects the voltages of other outputs. In applications where the loads are changing in 
wide ranges, conventional master-slave based control is not sufficient. 
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controller
R01
R02
dm
Sm
L01
L02
Vo1 
(Master)
Vo2 
(Slave)
C02
 
Figure 1.2: Conventional master-slave based multi-output forward converter. 
As seen from Figure1.2, there is only one control loop and feedback parameter which 
are the duty cycle of main switch and the main output voltage respectively. Slave 
outputs try to follow the voltage of main output during operation. Regulation of the 
any slave output voltage depends highly on the operation mode of main output and 
the turns ratio of the transformer. For example, if the main output operates at no load 
while slave outputs operates at their rated (full) loads, controller will reduce duty 
cycle of main switch and the slave outputs will experience lack of power and will 
loose their regulations such that all slave output voltages decrease nearly to zero. On 
the other hand, while the main output operates at full load if any of the slave output 
operates at no load, in this case controller will increase duty cycle of the main switch 
to its maximum value and the slave output voltage will increase and loose regulation.  
Thus, only the main output can be regulated precisely in a master-slave based multi- 
output forward converter. 
In multi load applications that require precise and independent regulation for each 
load voltage conventional master-slave based control can not be used. Using multi-
output forward converters for such applications necessarily requires some 
modifications in control and topological arrangements. Existing solutions to the 
problem of designing multi-output forward converters are either very complicated 
and costly or do not have enough performance with respect to voltage regulation. 
This work is an investigation and proposal of a novel MOFC topology having the 
properties of simplicity and high performance regulation capability of each output. 
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2. MULTI-OUTPUT FORWARD CONVERTERS in LITERATURE 
2.1 Use of Magamps as Post Regulators [1-6] 
Magamp is a saturable reactor is used at one or more output as an additional switch. 
Figure 2.1 shows a MOFC with a Magamp at its one output as a post regulator.  This 
method requires an extra resetting circuit for each Magamp and is a master-slave 
based solution. Main switch duty cycle must be higher than that of slave output, 
otherwise regulation is lost at the slave output. Implementation difficulty is reported 
as a common drawback of this method. 
 
Figure 2.1: A two output forward converter with a Magamp [3]. 
2.2 Weighted Voltage Mode Control (WVMC) [7-9] 
In this method, two or more outputs are sensed simultaneously and the weighted 
sums of all output voltages are fed back. None of the outputs can be regulated 
precisely; there is always a steady-state error at each output. Error is distributed 
amongst the outputs. This scheme is not suitable for applications where loads are 
changing in wide load ranges. Figure 2.2 shows the concept of WVMC for multi-
output forward converters. This method is used widely in practice where regulation 
specifications are not so tight for slave outputs of a MOFC. 
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Figure 2.2: A Multi-Output Forward Converter with WVMC [7]. 
2.3 Parallel Regulation Method [10] 
This method requires an additional boost converter for the regulation of each 
auxiliary output as illustrated in Figure 2.3. Application is limited to loads where the 
main output duty cycle variation is ±25%. This method greatly eliminates cross 
coupling between outputs. Design guideline is not reported for more than two-output 
case. Although regulation performance of this method is good, it becomes 
complicated as the number of outputs increases. It is a high cost solution because of 
the auxiliary converter(s).  
 
Figure 2.3: Two-output forward converter controlled by parallel regulation method. 
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2.4 Synchronous Switch Post Regulator (SSPR) [11] 
This scheme given in Figure 2.4 for a two-output forward converter is conceptually 
very similar to forward converter with Magamp post regulation. The regulation of 
auxiliary output depends on the loading rate of the main output. If the main output 
works at light load, auxiliary output may experience lack of power and loose output 
voltage regulation. 
 
Figure 2.4: Two-output forward converter with SSPR [11]. 
2.5 Time-Shared-Controlled Current Source Based Converter [12] 
Although this method is not directly applicable to multi-output forward converters, it 
is a very successful solution for non-isolated multi-load applications. In this method, 
a current source (input) is connected to each output for a specified time interval, i.e, 
loads share the current source in time. Application to forward converters is possible 
but control and power circuit may become more complex than that of multi-output 
buck converter. Operating frequencies of output switches are much lower than that of 
the switch at the input. Figure 2.5 shows a multi-output buck converter application of 
this method. 
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Figure 2.5: Two-output buck converter with a time shared controlled current source [12].  
 
2.6 Voltage Feed Forward Synchronous Forward Converter [13, 14] 
Cross coupling between outputs is removed by post regulators (controllers). This up-
to-date solution provides regulation for wide load ranges. Topology and control 
method requires short circuiting of output synchronous rectifiers SRk1 and SRk2, 
therefore additional current limiting inductances are necessary for each output. Here 
k represents the kth output, k=1,2,…,n. Primary switch duty cycle is always kept 
nearly constant independent from outputs. Regulation of the kth output is constituted 
by adjusting the duty cycle of freewheeling MOSFET SRk2. It is a very successful 
solution in terms of regulation performance and simplicity of topology. Figure 2.6 
shows a two output forward converter application of this method. 
 
Figure 2.6: Multi-output forward converter with voltage feed forward control and SSPR [13] 
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2.7 Voltage Feed Forward Synchronous Forward Converter with Automatic 
Master Slave Assignment [15] 
This method is an improved version of the work given in section 2.6. Primary and 
secondary controllers are coupled to obtain automatic master-slave selection. 
Automatic master-slave logic circuit is complicated and concept is verified by 
simulation. Figure 2.7 shows the application of the method to a two-output forward 
converter. 
 
Figure 2.7: Multi-output forward converter with automatic master-slave control. 
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3. A NEW CONTROL SCHEME and TOPOLOGY for MULTI-OUTPUT 
FORWARD CONVERTERS 
In this section, a new control scheme and topology for MOFCs (multi-output forward 
converter) is proposed. After giving the description and operation of the proposed 
concept, detailed mathematical modeling of the n-output forward converter for 
continuous conduction mode (CCM) and discontinuous conduction mode (DCM) 
cases are derived based on averaged switch modeling technique given in [16]. 
3.1 Description and Operation of Proposed MOFC 
Figure 3.1 shows the proposed multi-output forward converter topology. Each output 
has a controlled switch Sk, k=1, 2, … n, on the forward path differing from a 
conventional forward converter that utilizes only one controlled switch at the 
primary. 
+
−
D11
D12 Ro1
Lo1
Co1
vso1
+
-
Vg
Sm
ism
vsm
+
-
S1
is1 iso1
controller 1
d1
DR
Lm
iLm
Dk1
Dk2 Rok
Lok
Cok
vsok
+
-
Sk
isk isok
controller k
dk
controller
main switch
dkd1 dn
dm
:n1
:nR
:nk
 
Figure 3.1: Multi-output forward converter with proposed control scheme. 
With this modification each output becomes a widely known buck converter with an 
additional diode Dk1 in series with switch Sk. Transformer flux balance is achieved by 
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a reset winding having the same number of turns with the primary winding. In order 
to reduce switching losses and increase duty cycle limit of the primary switch Sm, 
soft switching and active clamp techniques can be employed. The diode Dk1 is used 
to prevent the reversal of current direction during DCM operation and transient 
cases. The freewheeling diode Dk2 can be replaced with a MOSFET for synchronous 
rectification enabling further loss reduction for high current applications. As shown 
in Figure 3.2, there is a dedicated controller for each output performing the necessary 
voltage mode control and produces duty cycle dk for switch Sk. Duty cycle dk is 
produced by comparing the kth output error signal with a common saw-tooth carrier. 
 
 
Figure 3.2: Structure of output controllers at proposed MOFC 
Duty cycle of primary switch Sm is extracted from the calculated duty cycles of each 
output. The control law for dm is very simple: 
( )nkm ddddd ...,,..,,max 21=                                                                                    (3.1) 
With this control scheme, the duty cycle of Sm will be the same as that of output 
requiring the greatest duty cycle and the duty cycles of all other outputs will be lower 
than dm. This scheme not only constitutes an automatic master-slave assignment but 
also guarantees that none of the outputs experiences lack of power/voltage regulation 
at any loading conditions. In addition, since the primary switch duty cycle is adjusted 
according to load and line variations (indirectly), this arrangement also reduces 
transformer losses, keeping the magnetizing current of the transformer just as much 
PID
PID
vc
+ 
- 
+ 
- 
Common sawtooth 
carrier 
- 
- 
vref1
Vok
Vo1
vrefk
d1 
dn 
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as necessary for the load condition. The main switch controller realizing the equation 
(3.1) is just an OR operation and shown in Figure 3.3.  
 
Figure 3.3: Structure of main switch controller. 
In summary, the operation of the proposed MOFC is very similar to conventional 
forward converter except that each output power stage has different duty cycles 
decoupled from others. Key waveforms of the converter will be given in the 
following section. 
3.2 Averaged Switch Modeling of Proposed Converter 
In this section, averaged switch model of the proposed multi-output forward 
converter is derived. Large and small signal equivalent circuits and converter transfer 
functions are also given. 
Averaged switch modeling technique described in [16] is very useful to model dc-dc 
converters for both CCM and DCM. In this method a switch network is defined in 
the converter. Then, the electrical quantities corresponding to input and output ports 
of the switch network are averaged over one switching period. Finally, the actual 
switch network is replaced by the equivalent time-invariant circuit with respect to 
circuit connections representing the averaged port quantities of the switch network. 
That approach greatly simplifies the analysis of the converter system because 
averaged switch network consists of dependent voltage/current or power sources 
rather than switches. 
 
d1 
d2 
dn 
dm 
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Sm
Dk2 vSok
+
-
iSmk
vSm
+
-
iSok
<vsok>
+
-
<iSmk>
<vSm>
+
-
<iSok>
+
-
  
Figure 3.4: Defined switch network in the proposed MOFC (a) and equivalent averaged 
circuit (b) for CCM case. 
 
Sm
Dk2 vSok
+
-
iSmk
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+
-
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+
-
<iSmk>
<vSm>
+
-
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Figure 3.5: Defined switch network in the proposed MOFC (a) and equivalent averaged 
circuit (b) for DCM case. 
Figures 3.4 and 3.5 show the defined and equivalent averaged switch circuits for the 
proposed MOFC. As seen from the figures, in CCM case switch network is 
represented by dependent voltage and current sources however the switch network is 
represented by dependent current and power sources for DCM case.  
Port quantities of the defined switch network are primary switch current 
mSi , 
primary switch voltage
mSv , output inductance current okSi and voltage across the 
out freewheeling diode 
okSv . Let x(t) be any port quantity, then the averaged form of 
x(t) is given by <x(t)> such that 
( ) ( )∫
+
>=<
sTt
ts
dttx
T
tx 1                                                                                                (3.2) 
All of the switch network port quantities are also shown in Figure 3.1. Waveforms of 
the port quantities and magnetizing current of the proposed MOFC are shown in 
Figure 3.6. 
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(a) (b) 
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Figure 3.6: Key waveforms of the multi-output forward converter for CCM case. 
Following assumptions are taken into account during modeling the converter: 
I. Source impedance is neglected. 
II. There is no any leakage inductance in transformer. 
III. Circuit elements and semiconductor switches are ideal. 
IV. Duty cycle of the first output  is greater than others; d1 > d k , k=2,3,..,n . Thus 
duty cycle of main switch Sm and S1 is the same and equals to d1. 
3.2.1 Large Signal Model for CCM Case 
Analysis is carried out by averaging  
mSi , mSv , okSi and okSv waveforms over one 
switching period as mentioned before. Waveforms given in Figure 3.6 are used for 
averaging process.  
Average value of the primary switch voltage 
mSv is: 
( ) ( )[ ]tdvtdvv ggS m 11 212 −+=                                                                           (3.3a) 
gS vv m =                                                                                                              (3.3b) 
Average value of the primary switch current 
mSi is: 
∑
=
+=
n
k
kSLS niii kmm
1
                                                                                     (3.4a) 
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∑
=
+= n
k
kSkLS nitdii okmm
1
)(                                                                         (3.4b) 
( ) ( )∑
=
+= n
k
k
ok
ok
ks
m
g
S nR
vtdtdT
L
v
i
m
1
2
1                                                                 (3.4c) 
Average value of the kth switch network output voltage
okSv is: 
( )tdvnv kgkSok =                                                                                                   (3.5) 
Average value of the kth switch network output current 
okSv is: 
ok
ok
okS R
vIi
ok
==                                                                                                    (3.6) 
Using (3.3b), (3.4c), (3.5) and (3.6), large signal equivalent circuit of the proposed 
MFOC can be constructed as in Figure 3.7. 
 
Figure 3.7: Large signal equivalent circuit of proposed n-output forward converter 
for CCM case. 
3.2.2 Small Signal Model for CCM Case 
In order to obtain the small signal model of the proposed multi-output forward 
converter, averaged switch circuit electrical quantities are perturbed and linearized 
about a quiescent operating point. Any electrical quantity x(t) is written as the 
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summation of its steady-state value and a very small sinusoidal signal superimposed 
on it: 
( ) ( )txXtx ˆ+=                                                                                                          (3.7) 
Where X  is the steady-state value of x and xˆ  is the small signal part of x. Then, 
each x(t) in the mathematical model is replaced with (3.7) and only first order small 
signal terms are taken into account. Thus, small signal or linear ac equivalent circuit 
of the converter can be obtained. 
Perturbation of input voltage vg(t) is: 
ggg vVv ˆ+=                                                                                                             (3.8) 
Perturbation of duty cycle parameter corresponding to kth output dk(t) is: 
kkk dDd ˆ+=                                                                                                            (3.9) 
Using the result given in (3.3b), small signal equivalent of the main or primary 
switch voltage is obtained as below: 
gSgS
ggg
SSS
vvvv
vVv
vVv
mm
mmm
ˆˆ
ˆ
ˆ
=⇒=
+=
+=
                                                                                      (3.10)                        
Perturbation of main or primary switch current is: 
mmm SSS iIi ˆ+=                                                                                                 (3.11a) 
and using the result given by  (3.4c) 
( ) ( )( )∑
=
++++⎟⎟⎠
⎞
⎜⎜⎝
⎛ +=+= n
k
kSSkk
m
gg
SSS niIdDdDL
vV
iIi
okokmmm
1
2
11 ˆˆˆ
ˆ
ˆ     (3.11b)                        
If the first order terms of the equation (3.11b) are taken into account and the higher 
order terms are ignored, small signal equivalent of the main switch current is 
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∑
=
+++= n
k
SkkkkSg
m
s
m
sg
S okokm iDndnIvL
TD
d
L
DTV
i
1
2
1
1
1 ˆˆˆˆ
2ˆ                               (3.12) 
This result can also be written in a parametric form like below 
∑∑
==
+++=
n
k
Sk
n
k
kkg
m
mS okm igdjvR
dji
11
1 ˆˆˆ
1ˆˆ                                                          (3.12b) 
where 
nkDng
nknIj
TD
L
R
L
DTV
j
kkk
kSk
s
m
m
m
sg
m
ok
,...2,1,
,...2,1,
2
2
1
1
==
==
=
=
                                                                                       (3.13) 
Perturbation of averaged output current of the switch network is: 
okokok SSS iIi ˆ+=                                                                                                 (3.14) 
Perturbation of averaged output voltage of the switch network is: 
okokok SSS vVv ˆ+=                                                                                                (3.15) 
and using the results given in  (3.5) and (3.9) 
( )( )kkggkSSS dDvVnvVv okokok ˆˆˆ ++=+=                                                          (3.16) 
If the first order terms of the equation (3.16) are taken and the higher order terms are 
ignored, small signal equivalent of the switch network’s output voltage 
corresponding to kth output is 
kgkgkkS dVnvDnv ok
ˆˆˆ +=                                                                                        (3.17) 
 16
Using the equations (3.8) to (3.17) small signal equivalent circuit of the proposed 
MOFC can be shown as in Figure 3.8, where the small signal voltage and current 
quantities are identified with underlines. 
 
Figure 3.8: Small signal equivalent circuit of proposed n-output forward converter 
for CCM case. 
3.2.3 Transfer Functions for CCM Case 
After obtaining the small signal equivalent circuit of the converter, it is easy to derive 
the necessary transfer functions to control the converter. Applying basic circuit 
analysis methods to linear time-invariant circuit given in Figure 3.8 gives rise to any 
desired input-output relation. 
In this section line-to-output, control-to-output transfer functions and the output 
impedance of the proposed converter are given.  
3.2.3.1 Line to Output Transfer Function 
Line to output transfer function, the relation between input (source) voltage and the 
kth output voltage, is defined as: 
( ) ( )( ) 0)( | == sdg
ok
vg
k
k sv
sv
sG                                                                                      (3.18) 
Let Zk1 and Zk2 are defined as below: 
 17
( ) okk sLsZ =1                                                                                                          (3.19) 
( )
okok
ok
ok
ok
k CsR
RR
sC
sZ +== 1//
1
2                                                                       (3.20) 
As can be easily seen from Figure 3.8 
( ) ( )( ) 21
2
21
2
kk
k
kk
kk
k
k
g
ok
vg ZZ
ZDn
ZZ
Zg
sv
svsG
k +=+==                                          (3.21a) 
( ) ( )( ) 1
1
2 ++
==
ok
ok
okok
kk
g
ok
vg
R
LsCLs
Dn
sv
svsG
k
                                                   (3.21b) 
(3.21) can be written in a more general or design oriented form: 
( ) ( )( ) ( )
1
10 2
++⎟⎟⎠
⎞
⎜⎜⎝
⎛
==
okkok
kvg
g
ok
vg
Q
ss
G
sv
svsG
k
ωω
                                                 (3.22) 
where 
( )
ok
ok
okk
okok
ok
kkvg
L
CRQ
CL
DnG
k
=
=
=
1
0
ω                                                                                                     (3.23)  
 
3.2.3.2 Control to Output Transfer Function 
Control to output transfer function, the relation between the duty cycle and the kth 
output voltage, is defined as: 
( ) ( )( ) 0)( | == svk
ok
vd
g
k sd
svsG                                                                                       (3.24) 
From the output voltage loop equation of the kth output: 
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( ) ( )( ) 21
2
kk
k
gk
k
ok
vd ZZ
ZVn
sd
svsG
k +==                                                                      (3.25a) 
( ) ( )( ) 1
1
2 ++
==
ok
ok
okok
gk
k
ok
vd
R
LsCLs
Vn
sd
svsG
k
                                                  (3.25b) 
As it can be seen from (3.21b) and (3.25b), )(sG
kvd has the same zero and poles of 
)(sG
kvg . The only difference between them is the DC gain. So; 
( ) ( )( ) ( )
1
10
2
++⎟⎟⎠
⎞
⎜⎜⎝
⎛
==
okkok
vd
k
ok
vd
Q
ss
G
sd
sv
sG
kk
ωω
                                             (3.26) 
where ( ) gkvd VnG k =0 and Qk and ωok are given as in (3.23). 
3.2.3.3 Output Impedance in CCM 
Output impedance of the kth output is defined as: 
( ) ( )
( )sok
ok
ok i
svsZ =                                                                                                      (3.27) 
while vg(s)=0 and dk(s)=0. 
From the Figure 3.8, output impedance corresponding to kth output can be written as 
the parallel combination of load resistance, output filter capacitance and output 
inductance such that;  
( ) ( )
( ) okokoksok
ok
ok sLsC
R
i
svsZ //1//==                                                                   (3.26a) 
( ) ( )
( )
okok
ok
sok
ok
ok
LR
sCs
s
i
svsZ 112 ++
==                                                               (3.26b) 
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3.2.4 Large Signal Model for DCM Case 
 
Figure 3.9: Key waveforms of the multi-output forward converter for DCM case. 
Voltage and current waveforms of the switch network in DCM case are shown in 
Figure 3.9. Modeling approach in DCM case is similar to that of CCM case. Here 
again the switch network port quantities are averaged over one period and resulting 
time-invariant equivalent circuits are used in place of actual switching structure. 
Analysis is carried out by averaging iSm, vSm, iSok and vSok waveforms over one 
switching period. Waveforms given in Figure 3.9 are used for averaging process.  
Average value of the primary switch voltage vSm is: 
( ) ( )[ ] gggS vtdvtdvv m =−+= 1111 212                                                              (3.27) 
Average value of the primary switch current iSm is: 
∑
=
+=
n
k
kSLS niii kmm
1
                                                                                   (3.28a) 
∑
=
−+=
n
k ek
okgk
k
m
sg
S R
vvn
n
L
Tdv
i
m
1
2
11                                                                   (3.28b) 
ek
okgk
kS R
vvn
ni
mk
−=                                                                                         (3.28c) 
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where 
sk
ok
ek
Td
L
R
2
1
2=                                                                                                        (3.29) 
Average value of the kth switch network output voltage 
kSov is: 
( )211 1 kkokkgkS ddvdvnv ok −−+=                                                                   (3.30a) 
ok
ok
gk
kokkgkS vv
vn
dvdvnv
ok
=⎟⎟⎠
⎞
⎜⎜⎝
⎛ −+= 11 1                                                         (3.30b) 
okS vv ok =                                                                                                          (3.30c) 
where 
12 k
ok
okgk
k dv
vvn
d
−=                                                                                           (3.31)                        
Average value of the kth switch network output current 
kSoi is: 
ok
gk
ek
okgk
S v
vn
R
vvn
i
ok
−=                                                                                  (3.32a) 
ok
g
SS v
v
ii
mkok
=                                                                                                (3.32b) 
Using (3.27) to (3.32), large signal equivalent circuit of the proposed MFOC for 
DCM case can be constructed as in Figure 3.10. 
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Figure 3.10: Large signal equivalent circuit of proposed n-output forward converter 
for DCM case. 
3.2.5 Small Signal Model for DCM Case 
Small signal parameters of the proposed MOFC for DCM case are found in a similar 
way as in CCM case. However, this time after perturbing the each averaged electrical 
quantity, small signal parameters can be determined by taking the three dimensional 
Taylor series of magnetizing current <iLm>, primary switch current <iSmk> and 
output inductance current <iSok>.  
Figure 3.11 shows the equivalent small signal circuit of the proposed multi output 
forward converter. In that figure, small signal quantities are shown with underlines. 
Using classical circuit analysis method desired transfer functions of the converter 
system can be obtained. 
Figure 3.10: Small signal equivalent circuit of proposed n-output forward converter for 
DCM case. 
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Table 3.1 summarizes the small signal parameters where k represent the output 
number, k = 1,2,..,n: 
Table 3.1: Small signal parameters of MOFC for DCM case 
kg1  kj1  kr1  kg2  kj2  kr2  mj  mR  
ek
k
R
n
 
( )
ekk
kgk
RD
MVn −122
 
2
k
ek
n
R
 
( )
ekk
kk
RM
Mn −2
 
( )
ekkk
kgk
RDM
MVn −12
 
2
kek MR
 m
skg
L
TDV2
 
sk
m
TD
L
2
 
 
where Dk is the duty cycle of the MOSFET  being at the kth output, Ts is switching 
period and Rek was given in (3.29). Mk is the dc conversion ratio between supply 
voltage and kth output and is given by; 
ok
ekgk
ok
k
R
RVn
VM
411
2
++
==                                                                                  (3.33) 
3.2.6 Transfer Functions for DCM Case 
In this section line-to-output, control-to-output transfer functions and the output 
impedance of the proposed converter are given for DCM case. 
3.2.6.1 Line to Output Transfer Function 
Solving the circuit given in Figure 3.10 line to output transfer function of the 
converter for the kth output is obtained as below where dk(s) = 0: 
( ) ( )( ) ⎥⎦
⎤⎢⎣
⎡==
= okokkksdg
ok
vg RsC
rg
sv
sv
sG
k
k
//1//| 22
0)(
                                           (3.34) 
If (3.34) is written in a more general or design oriented form: 
( ) ( )
⎟⎟⎠
⎞
⎜⎜⎝
⎛+
=
pk
vgvg
s
GsG
kk
ω1
10                                                                                   (3.35) 
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where 
( )
( )
oksk
ok
ok
ek
k
okokk
k
pk
kkvg
RTD
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R
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M
CRM
M
MnG
k
2
8
11
2
4
11
2
1
2
0
++
=
++
=
−
−=
=
ω                                                         (3.36) 
3.2.6.2 Control to Output Transfer Function 
Similarly control to output transfer function of the converter system can be obtained 
solving output voltage loop equation of the circuit given in Figure 3.10 by letting 
vg(s) =  0. 
( ) ( )( ) ⎥⎦
⎤⎢⎣
⎡==
= okokkksvk
ok
vd RsC
rj
sd
sv
sG
g
k
//1//| 22
0)(
                                            (3.37) 
If (3.35) is written in a more general or design oriented form: 
( ) ( )
⎟⎟⎠
⎞
⎜⎜⎝
⎛+
=
pk
vgvg
s
GsG
kk
ω1
10                                                                                   (3.38) 
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k
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2
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−=
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3.2.6.3 Output Impedance in DCM 
Output impedance of the kth output is defined as: 
( ) ( )( ) ( ) 0,0)( | === sdsvsok
ok
ok
kg
i
svsZ                                                                            (3.40)                        
From the Figure 3.10, output impedance corresponding to kth output can be written as 
the parallel combination of load resistance, output filter capacitance and output 
inductance in series with r2k  such that;  
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                                             (3.41)                        
Dc gain of Zok(s) is 
( )
( )
k
kok
kok
kok
kokok
M
MR
rR
rRrRZ
−
−=
+==
2
1
//0
2
2
2
                                                                               (3.42) 
It is seen from (3.42) that, forward converter operating in DCM case has a finite 
output impedance comparable with load impedance at steady state. 
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4. SIMULATION RESULTS 
In this section, proposed concept for independent and precise regulation of MOFCs is 
verified by computer simulation. Control method developed for n-output forward 
converter is applied to two output case. The two output forward converter shown in 
Figure 4.1 has the following specifications: 
• Output 1: 5V, 0-10A, 50W 
• Output 2: 12V, 0-4A, 48W 
• Switching Frequency : 20 kHz 
• Input Voltage: 42V ±10V DC. 
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R02
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Figure 4.1: Two-output forward converter which is simulated with proposed control 
scheme. 
PSIM simulation software is used through simulations. The output inductance and 
capacitor values for 5V-output are respectively L01 = 0.1mH and C01 = 3500uF. On 
the other hand, the output inductance and capacitor values for 12V-output are 
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respectively L02 = 0.2mH and C02 = 2470uF. Determination of those values is 
explained in Appendix B. 
4.1 Line Regulation of the MOFC with Proposed Concept 
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Figure 4.2: Two-output forward converter for line regulation test. 
Figure 4.2 shows the power stage of the forward converter that is under line 
regulation test. Input voltage is first changed from 42V to 52V, than from 52V to 
32V, while both outputs are at their full loads (10A and 4A respectively) during the 
simulation. Figure 4.3 shows the input voltage variation during simulation. 
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Figure 4.3: Change of input voltage during line regulation test. 
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Figure 4.4 shows the line regulation of the converter controlled by the proposed 
concept. Although neither current mode control nor input voltage feed-forward 
control method is used, line regulations of outputs are satisfactory for given line 
variation at full load operation. Because of the proposed concept, regulation of the 
two output forward converter against line variations is very good such that each 
output is regulated independently and precisely as seen in Figure 4.4. 
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Figure 4.4: Regulations of output voltages against line variations. 
4.1.1 Some Key Waveforms of the Two-Output Forward Converter with 
Proposed Control Concept 
In this part, some important waveforms are given which were defined as switch 
network quantities during modeling section. Besides that, duty cycle variations of the 
main and the output switches are also introduced to show the principle of the 
proposed control method. 
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Figure 4.5: Main switch current and voltage waveforms 
Figure 4.5 shows the current and voltage waveforms, primary MOSFET current and 
drain to source voltage, for the main switch which are the input port quantities of the 
switch network defined in Section 3.2. Input voltage is 42V and held constant. On 
the other hand, output currents are also at rated values (10A for 5V-output, 4A for 
12V-output) during the simulation. 
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Figure 4.6: Switch network output current and voltage waveforms for 5V-output. 
Figure 4.6 shows the switch network output current and voltage waveforms, output 
inductance current and cathode voltage of the freewheeling diode, for 5V-output. 
During the simulation input voltage is 42V firstly, then at the instant of 0.05ms input 
voltage is suddenly changed to 52V. Output currents are at their rated values, 10A 
for 5V-output, 4A for 12V-output during that simulation. 
Similarly Figure 4.7 shows the switch network output current and voltage 
waveforms, output inductance current and cathode voltage of the freewheeling diode, 
for 12V-output. Simulation conditions are the same of the case for 5V-output. 
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Figure 4.7: Switch network output current and voltage waveforms for 12V-output. 
Figure 4.8 shows gating signals of output switches for 5V and 12V-outputs in the 
same time interval (from 0.0498ms to 0.0504ms) in which switch network 
waveforms are given as in Figure 4.6 and 4.7. The red signal is the gating signal of 
the 5V-output switch and the blue one is the gating signal of the 12V-output switch. 
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Figure 4.8: Gating signals of the output switches 
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Figure 4.9: Gating signals of the main switch 
Figure 4.9 shows the gating signal and duty cycle variation of the main switch. As 
mentioned in section 3.1, main switch gating signal is obtained as the ORing of 
output gating signals. 
 
4.2 Load Regulation of the MOFC with Proposed Concept 
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Figure 4.10: Two-output forward converter for load regulation test 
Figure 4.10 shows the power stage of the forward converter which is under load 
regulation test. During the load regulation tests input voltage is kept constant at 42V. 
As a first case, 5V output current is changed from 0.6A (DCM operation) to 10A 
(CCM operation) and than back to 0.6A again. Similarly 12V output current is 
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changed from 0.8A (DCM operation) to 4A (CCM operation) and than back to 0.8A 
again with a small time delay according to 5V output current. Change of output 
currents and the responses of output voltages to those variation are shown in Figure 
4.11 and 4.12 respectively. 
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Figure 4.11: Variations of output currents during load regulation tests 
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Figure 4.12: Load regulation of the output voltages under proposed control method. 
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As seen from Figure 4.12, cross coupling between outputs is eliminated greatly and 
each output voltage is regulated independently and precisely. Load change of any 
output does not affect the voltage of other output. Figure 4.13 and 4.14 shows the 
variations of 5V-output and 12V-output voltages respectively in detail. Load 
regulation at both outputs is below 4%. 
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Figure 4.13: Close view of the 5V-output voltage waveform during load regulation 
test 
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Figure 4.14: Close view of the 12V-output voltage waveform during load regulation 
test 
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Figure 4.15: Two-output forward converter for load regulation test (from no-load to 
full-load variation case) 
Figure 4.15 shows the power stage of the forward converter of which load regulation 
test is carried out for the case of no-load to full-load variation of output currents. 
Input voltage is kept constant at 42V during the simulation. 5V-output current is 
stepwise changed from 0A (no load) to 10A (full load) than back to 0A. 12V-output 
current is stepwise changed from 0A (no load) to 4A (full load) than back to 1A 
again with a time delay with respect to 5V-output current. Figure 4.16 shows the 
variations of output currents during simulation. 
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Figure 4.16: Variations of output currents during load regulation tests (from no-load to full-
load) 
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Figure 4.17 and 4.18 shows the variations of 5V-output and 12V-output voltages 
respectively in detail. As can be seen from the figures, regulation of any output is 
totally independent from others. 
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Figure 4.17: Close view of the 5V-output voltage waveform during load regulation 
test (from no-load to full-load) 
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Figure 4.18: Close view of the 12V-output voltage waveform during load regulation 
test (from no-load to full-load) 
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4.3 Load Regulation of the Two-Output Forward Converter with Conventional 
Master Slave Based Control 
In this section, the same two-output forward converter is simulated under 
conventional master-slave based control method to show the effectiveness and 
success of the proposed control method. Similar load regulation tests are applied to 
forward converter controlled conventionally and results are presented. Figure 4.19 
shows the two-output forward converter in which only 5V-output is controlled 
(master-output) and 12V-output is the slave-output. 
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Figure 4.19: Two-output forward converter with master-slave based control method 
 
 
As a first case, 5V-output current is changed from 0.6A (DCM) to 10A (CCM) then 
back to 0.6A while input voltage is kept constant at 42V. Figure 4.20 and 4.21 shows 
the variations of output currents and output voltages respectively. As seen from 
Figure 4.20; while 5V-outout is well regulated, there is a steady state error which can 
not be ignored at 12V-output at both 0.6A and 10A operation of the 5Voutput. On 
the other hand, during the load changes in master output, the slave output deviates 
much more from 12V. However, 12V-output does not loose its regulation completely 
when 5V-output operates at light load because there is a small load (or dummy load) 
at 5V-output. 
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Figure 4.20: Variation of 5V (red) and 12V-output (blue) currents in master-slave 
based forward converter. 
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Figure 4.21: Variation of 5V (red) and 12V-output (blue) voltages in master-slave 
based forward converter. 
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Another simulation case investigated for the load regulation of the conventionally 
controlled forward converter is the no-load operation of the main output while the 
slave output is at its full-load. Figure 4.22 shows the output current variations of the 
converter and Figure 4.23 shows the corresponding output voltage variations. 
0.12 0.13 0.14 0.15 0.16 0.17 0.18 0.19 0.2
0
1
2
3
4
5
6
7
8
9
10
11
time (ms)
o
u
tp
ut
 (l
oa
d) 
cu
rre
nts
 (A
)
 
Figure 4.22: Variation of 5V (red) and 12V-output (blue) currents in master-slave 
based forward converter; master-output goes from full-load to no-load. 
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Figure 4.23: Variation of 5V (red) and 12V-output (blue) voltages in master-slave 
based forward converter; master-output goes from full-load to no-load. 
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As can be seen from Figure 4.23, when the master-output operates at no-load, slave-
output completely looses its regulation. Te reason of that situation is that; because 
master-output power decreases to zero, the controller reduces to duty cycle of the 
main switch nearly to zero. As a result of this, the slave-output experiences lack of 
power and loose its voltage regulation. 
Another simulation case investigated for the load regulation of the conventionally 
controlled forward converter is the no-load operation of the slave-output while the 
master-output is at its full-load. Figure 4.24 shows the output current variations of 
the converter and Figure 4.25 shows the corresponding output voltage variations. 
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Figure 4.24: Variation of 5V (red) and 12V-output (blue) currents in master-slave 
based forward converter; slave-output goes from full-load to no-load. 
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Figure 4.25: Variation of 5V (red) and 12V-output (blue) voltages in master-slave 
based forward converter; slave-output goes from full-load to no-load. 
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5. CONCLUSION and FUTURE WORKS 
In this study, a new concept combining post and pre-regulation to obtain independent 
and precise regulation in multi-output forward converters is introduced. Proposed 
method modifies conventional forward converter topology by adding extra controlled 
switches to outputs. Duty cycles of each output are determined by widely known 
method which is the comparison of a sawtooth signal and the compensated error 
signal. However, each output’s compensated error signal is compared with a 
common sawtooth carrier such that all of the gating signals are synchronized. 
Assigning a dedicated controller for each output, duty cycle of each output are 
decoupled from each other.  Primary switch’s duty cycle information is extracted 
from output duty cycle values with a very simple rule which is just selecting the 
maximum output duty cycle as the primary switch’s duty cycle. Combination of the 
topological modification and easy control rule produced a simple but a novel control 
method for multi-output forward converters.  
For generality n-output forward converter with proposed control scheme has been 
modeled based on averaged switch model described in [16]. Decoupling the duty 
cycles of each output showed that n-output forward converter can be represented by 
n-number of paralleled forward converter fed by the same voltage source. Detailed 
large and small signal equivalent circuits of the proposed converter were derived for 
both CCM and DCM cases. Line-to-output and control-to-output transfer functions 
and output impedances of the proposed converter has been reported for both CCM 
and DCM cases. 
A two-output, 42V to 5V-10A and 12V-4A, forward converter was designed for 
application of the proposed method. Simulation results for two-output forward 
converter have verified the explained concept.  
Simulation results showed that line regulation of the two-output forward converter is 
also excellent. 
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Simulation results also showed that proposed method removes cross coupling 
between different outputs and provides precise voltage regulation independent from 
operation mode of any output(s). Any output may be either in CCM or DCM. The 
load regulation of the converter is excellent. Any output even may operate at no load 
without loosing the voltage regulation. So there is no need to dummy load for 
auxiliary outputs as is for conventional master-slave based multi-output forward 
converters. 
Simplicity of topology and control scheme allows large number of output designs 
without difficulty.  
Control scheme can be realized in analog or digital fashion and may be implemented 
as PWM IC easily. However, it is more suitable for DSP or microcontroller 
implementation for hardware simplicity. 
Disadvantages of the proposed method are the requirement of n number of additional 
forward path diodes for each output circuit and the providing common sawtooth 
carrier for isolated output circuits. There is not a directly usable PWM integrated 
circuit in the market. In case of isolated outputs, an optocoupler for each output and 
an additional optocoupler for primary switch is required. That is, totally n+1 number 
of optocouplers are required for n-output forward converter. 
As far as investigated proposed method is the simplest and one of the most effective 
solutions for the regulation problem of multi-output forward converters in the 
literature. Table 5.1 compares the control schemes and converters proposed in 
literature. 
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Tablo 5.1: Comparison of  proposed converters in the literature 
 
Scheme Magnetics Cross Regulation  Complexity 
Magamp Post Regulator 1 transformer and (1 saturable 
reactor + 1 inductor) per output 
Good in narrow range but 
poor in wide load ranges 
High 
WVMC 1 transformer + 1 inductor per 
output 
Acceptable in narrow load 
ranges but poor in wide 
load ranges  
Very Low 
Parallel Regulation Method 1 transformer + 1 inductor per 
output, +1 inductor per 
auxiliary output 
Good in moderate range 
but, “?” in wide load ranges 
Very High 
SSPR 1 transformer + 1 inductor per 
output 
Good in narrow load ranges 
but, “?” in wide load ranges 
Moderate 
Time Shared Controlled Current 
Source 
Only one inductor is shared 
amongst the outputs (non-
isolated case) 
Good in wide load ranges Moderate 
Voltage Feed Forward 
Synchronous Forward Converter 
1 transformer, 2 inductor per 
output 
Good in wide load ranges Moderate 
Synchronous Forward Converter 
with Auomatic Master-Slave 
Assignment 
1 transformer, 2 inductor per 
output 
Good in wide load ranges Moderate 
Proposed converter in this work 1 transformer + 1 inductor per 
output 
Good in wide load ranges Low 
 
Future works for this study can be summarized as below: 
• Analog and DSP based implementation of the proposed converter in order to 
verify the concept experimentally. 
• Application of the proposed concept to non-isolated multi-output dc-dc 
converters. 
• Integration with alternative controllers such as current mode control, digital 
dead-beat control, fuzzy control…etc. 
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APPENDIX A: DETERMINATION of OUTPUT INDUCTANCE and 
CAPACITOR VALUES 
A.1 Determination of Output Inductance Values 
Output inductance value is determined according to the desired amount of the 
inductance current ripple. Peak-to-peak value of ripple current of the output 
inductance is given by, 
sk
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okgk
k TDL
VVn
i ⎟⎟⎠
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⎛ −=Δ                                                                                       (A.1) 
Lok value can be calculated using the equation (A.1).  Ts is the switching frequency 
and is 50μs. The approach given below is embraced in order to determine the 
inductance values: 
 
For 5V-output, it is desired that let the ripple current be Ai 21 =Δ  when the line 
voltage is its minimum VVg 32= and converter operates in CCM-DCM boundary. In 
this case duty cycle of the 5V-output is  
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Using (A.1), Lo1 can be calculated as below 
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For 12V-output, it is desired that let the ripple current be Ai 22 =Δ  when the line 
voltage is its minimum VVg 32= and converter operates in CCM-DCM boundary. In 
this case duty cycle of the 12V-output is  
317.0
32
11
13
12
2
2
2 =
×
==
g
o
Vn
VD                                                                                (A.4) 
Using (A.1), Lo2 can be calculated as below 
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A.2 Determination of Output Capacitor Values 
Output capacitor value is determined according to the desired amount of the output 
or capacitor voltage ripple. Peak-to-peak value of ripple voltage of the output 
capacitor is given by, 
ok
ok V
QC Δ
Δ≥                                                                                                            (A.5) 
Here ΔQ is the amount of charge that capacitor stores or releases during one 
switching period. Assuming that the ripple current of the output inductor flows 
through the capacitor, ΔQ is given by, 
4
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kk
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where k = 1,2. Knowing Aii 221 =Δ=Δ , ΔQk values are calculated as 
sec10.25
4
sec10.502
4
6
6
21 AA
TiQQ sk
−− ==Δ=Δ=Δ                                         (A.7) 
Let the ripple voltage of 5V-output be lower than 1%. In this case Co1 value should 
be, 
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Therefore, 5V-output capacitor value is selected as Co1 = 3500μF.  
Let the ripple voltage of 12V-output be lower than 1%. In this case Co2 value should 
be, 
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Therefore, 12V-output capacitor value is selected as Co1 = 2470μF.  
Selected capacitor values are higher than that of calculated values. The first reason of 
such selection is that the capacitors should be able to carry the ripple current of the 
inductor without overheating. The second reason is that during the above calculations 
it has been assumed also that the series equivalent resistance of the capacitor is 
negligible. In order to compensate such real world effects, capacitor values should be 
selected higher than calculated ones. 
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APPENDIX B: CONTROLLER DESIGN for TWO-OUTPUT FORWARD 
CONVERTER 
 
 
Figure B.1 Block diagram of forward converter system. 
 
Figure B.1 shows the block diagram of the forward converter system for one output. 
Design of Gc(s) is based on the conventional linear controller design such as given in 
[16]. Taking the reference voltage  Vvref 5= , sensor gain of the 5V-output circuit 
becomes ( ) 1
5
5
5 ==sH V  and the 12V-output sensor gain becomes ( ) 12
5
12 =sH V . 
The gain of the pulse width modulator is ( )
5
11 ==
m
PWM V
sG , where mV  is the peak 
value of the sawtooth carrier.  
 
Loop gain T(s) of the any output circuit of the forward converter is, 
( ) ( ) ( ) ( )sGsGsGsHsT PWMvdc ...)( =                                                                        (B.1) 
 
Gc(s) should be designed such that, converter must be stable for its entire operation 
range and provide good transient response. Choosing cross-over frequency about one 
twentieth of the switching frequency and remaining at least 45 degree of phase 
margin near crossover frequency for the worst case operating point provides enough 
control performance  [16]. In this work controllers for each output circuit are 
designed in such a way that desired performance criteria are provided for the case of 
input voltage and output currents are at their rated values, that is Vg = 42V, Io1 = 10A 
for 5V-output and Io2 = 4A for 12V-output. The designed controller for this operating 
point is also checked for the case of minimum input voltage, Vg = 32V, while output 
currents are at their rated values in order to guarantee the stable and high 
performance operation. Minimum input voltage and maximum output current 
operation is the worst case condition in terms of voltage regulation. 
B.1 Controller Design for 5V-Output: 
Control-to-output transfer function for the 5V-output is given by the help of equation 
(3.26) (here, output number k=1) which is given below, 
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where 
11
6
1 =n  is the turns ratio of the transformer from primary to 5V-output 
winding.  mHL 1.001 =  and FC μ350001 = . Ω= 5.001R  which gives 10A output 
current for 5V-output. Putting those parameters into the equation (B.2), control-to-
output transfer function for 5V-output circuit becomes 
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Loop gain T1(s) of the 5V-output circuit of the forward converter is given as 
 ( ) ( ) ( ) ( )
( ) ( )
5
1
102857,010.35,0
9.22.1
...)(
6211
1151
×++××=
=
− ss
sGsT
sGsGsGsHsT
c
PWMvdcV
                                             (B.4a) 
 
For uncompensated system Gc1(s)=1 and T1(s) becomes 
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Figure B.2: Bode plots of the uncompensated Loop Gain for 5V-output. 
 
Figure B.2 shows the Bode diagram of the uncompensated T1u(s). Cross-over 
frequency of T1u(s) is fc = 25Hz and phase margin PM = 102 degree at this frequency. 
T1u(s) is stable; however bandwidth is not enough for fast transient response. 
 
In this work Gc1(s) is designed such that T1u(s) has a bandwidth of fo = 1kHz and 
phase margin of PM = 75 degree for rated operating conditions such that Vg = 42V, 
and Io1 = 10A. At the operating point Vg = 32V, Io1 = 10A, the controller provides 
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bandwidth of fo = 760Hz and phase margin of PM = 79 degree. Therefore, the 
controller for 5V-output Gc1(s) is given below: 
 
( )
s
sGc 51 10.9,21
40
−+=                                                                                            (B.5) 
 
Figure B.3 shows the compensated loop gain for 5V-output. 
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Figure B.3: Bode plots of the compensated Loop Gain for 5V-output 
B.2 Controller Design for 12V-Output: 
Control-to-output transfer function for the 12V-output is given by the help of 
equation (3.26) (here, output number k=2) which is given below, 
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where 
11
13
2 =n  is the turns ratio of the transformer from primary to 12V-output 
winding.  mHL 2.002 =  and FC μ247001 = . Ω= 302R  which gives 4A output 
current for 12V-output. Putting those parameters into the equation (B.6), control-to-
output transfer function for 12V-output circuit becomes 
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Loop gain T2(s) of the 12V-output circuit of the forward converter is given as 
 ( ) ( ) ( ) ( )
( ) ( )
5
1
108,010.4941,0
136.4.1
...)(
6222
22122
×++××=
=
− ss
sGsT
sGsGsGsHsT
c
PWMvdcV
                                              (B.8a) 
 
For uncompensated system Gc2(s)=1 and T2(s) becomes 
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Figure B.4: Bode plots of the uncompensated Loop Gain for 5V-output. 
 
Figure B.4 shows the Bode diagram of the uncompensated T2u(s). Cross-over 
frequency of T2u(s) is fc = 8Hz and phase margin PM = 104 degree at this frequency. 
T2u(s) is stable; however bandwidth is not enough for fast transient response. 
 
In this work Gc2(s) is designed such that T2u(s) has a bandwidth of fo = 400Hz and 
phase margin of PM = 75 degree for rated operating conditions such that Vg = 42V, 
and Io2 = 4A. At the operating point Vg = 32V, Io2 = 4A, the controller provides 
bandwidth of fo = 307Hz and phase margin of PM = 79 degree. Therefore, the 
controller for 12V-output Gc2(s) is given below: 
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Figure B.5 shows the compensated loop gain for 12V-output. 
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Figure B.5: Bode plots of the compensated Loop Gain for 12V-output. 
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